FEB 1 7 2004 8

February 11, 2004

Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

| Serial No. 10/718,877 11/21/03 |

Shih-Wei Wang et al.

ENDURANCE IMPROVEMENT BY SIDEWALL NITRIDATION OF POLY FLOATING GATE FOR NONVOLATILE MEMORY DEVICES USING SUBSTRATE OR DRAIN-SIDE ERASE SCHEME

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on February , 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date Stepla Backen 2/12/04

- U.S. Patent 6,417,046 to Ho et al., "Modified Nitride Spacer for Solving Charge Retention Issue in Floating Gate Memory Cell," discloses a modified nitride spacer with significantly improved charge retention in floating gate memory cells.
- U.S. Patent 6,184,088 to Kurooka et al., "Method for Manufacturing a Split Gate Type Transistor," teaches a method to fabricate a split-gate type transistor with a nitrated floating gate.
- U.S. Patent 6,268,624 to Sobek et al., "Method for Inhibiting Tunnel Oxide Growth at the Edges of a Floating Gate during Semiconductor Device Process," discloses a method for inhibiting tunnel oxide thickening by forming protective barrier films.
- U.S. Patent 5,966,606 to Ono, "Method for Manufacturing a MOSFET having a Side-wall Film Formed through Nitridation of the Gate Electrode," discloses a method for forming a sidewall film of a gate electrode by forming a thin silicon nitride film through nitridation of the gate electrode and a relatively thick silicon nitride film.

U.S. Patent 5,827,769 to Aminzadeh et al., "Method for Fabricating a Transistor with Increased Hot Carrier Resistance by Nitridizing and Annealing the Sidewall Oxide of the Gate Electrode," discloses a method for fabricating a transistor by nitridizing the sidewall oxide of the gate electrode.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

	FORTO 1110													
Form PTO-1										TSMC-02-622 10/718,877				
ONFOR	łM,	於	10	N	DI A	SC)L(OSURE C	HOITATI	Applicant Shih-Wei Wang et al-				
(FEB 17	ONFORMATION DISCLOSURE CITATION FEB. 17 2004 ISSIAN APPLICATION (Uso provid showls if necossary)									FHing Date / / Oroup List Unit				
ALEMA TRA	,	. 4	7		-				U.S. PATE	NT DOCUMENTS		· · · · · · · · · · · · · · · · · · ·		
EXAMINEN EXAMINEN	T	DOCUMENT HUMBER					Я	DATE	NUIE		CLASS	#USCLA#	NUND	DATE
	6	417046			6	7/0/-2	Ho et al.		438	257	257 .5/5/00			
	6	1		Ī		Ţ	[2/6/01				1 /2		
		1	Γ	Ι			1	1 /	Kuroo	438				
		l	1	1		1	1	7/31/01	Sobek	et al.	257	321	7/31	199
	1	1	1	ļ	1	1		10/12/99	Ono	438				
··	>	0	2	1	1	6	7	10/27/98	Aminz	adeh et d.	438	305	11/2	0/96
	 	-	_	-	-	-	_							
		\vdash	-	-		-	-							
	-	\vdash		 -	-	-	\vdash					•		
	-	-	\vdash		-	-								
	-	-	-	\vdash	\vdash	+	-		t .					
FOREIGN PATENT DOCUMENTS														
	000	DOCUMENT NUMBER					,	OUTE	COUNTRY		cuss	SUBCLASS	Transla YES	tlen NO
					Γ		П						120	
			_		_	_								
. '					-									
			-											
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)														
;											· · · · · · · · · · · · · · · · · · ·			
													····	
		_											<u></u>	
		_				 .								
·		_						···						
<u>.</u>														
EXAMPLER										DATE CONMOERED				
-								,				, 		
EXAMINER	: Ini	itia	l if	cit	atio	on (con	sidered, wh	octor or not citati	on is in conformance with	MPEP (609; Draw li	ue gruon i	;b

citation if not in conformance and not considered. Include conv of this form with next communication to the applicant